√RoHS

Quad High Side Switch (Quad 35m Ω)

The 35XS3400 is one in a family of devices designed for low-voltage automotive lighting applications. Its four low $R_{DS(ON)}$ MOSFETs (quad $35m\Omega$) can control four separate 28W bulbs, and/or LEDs.

Programming, control and diagnostics are accomplished using a 16-bit SPI interface. Its output with selectable slew-rate improves electromagnetic compatibility (EMC) behavior. Additionally, each output has its own parallel input or SPI control for pulse-width modulation (PWM) control if desired. The 35XS3400 allows the user to program via the SPI the fault current trip levels and duration of acceptable lamp inrush. The device has Fail-safe mode to provide fail-safe functionality of the outputs in case of MCU damaged.

Features

- Four protected 35mΩ high side switches (at 25°C)
- Operating voltage range of 6.0V to 20V with standby current < 5.0μA, extended mode from 4.0V to 28V
- 8MHz 16-bit 3.3V and 5V SPI control and status reporting with daisy chain capability
- PWM module using external clock or calibratable internal oscillator with programmable outputs delay management
- Smart over-current shutdown, severe short-circuit, overtemperature protections with time limited autoretry, and Fail-safe mode in case of MCU damage
- Output OFF or ON open-load detection compliant to bulbs or LEDs and short to battery detection. Analog current feedback with selectable ratio and board temperature feedback.

35XS3400

HIGH SIDE SWITCH



PNA SUFFIX (PB-FREE) 98ARL10596D 24-PIN PQFN

ORDERING INFORMATION					
Device	Temperature Range (T _A)	Package			
PC35XS3400CPNA	-40°C to 125°C	24 PQFN			





Figure 1. 35XS3400 Simplified Application Diagram

^{*} This document contains certain information on a new product. Specifications and information herein are subject to change without notice.





INTERNAL BLOCK DIAGRAM




Figure 2. 35XS3400 Simplified Internal Block Diagram

PIN CONNECTIONS

Transparent Top View of Package




Figure 3. 35XS3400 Pin Connections

Table 1. 35XS3400 Pin Definitions

A functional description of each pin can be found in the Functional Pin Description section beginning on page <u>17</u>.

Pin Number	Pin Name	Pin Function	Formal Name	Definition
1	CSNS	Output	Output Current Monitoring	This pin reports an analog value proportional to the designated HS[0:3] output current or the temperature of the GND flag (pin 14). It is used externally to generate a ground-referenced voltage for the microcontroller (MCU). Current recopy and temperature feedback is SPI programmable.
2 3	IN0 IN1	Input	Direct Inputs	Each direct input controls the device mode. The IN[0:3] high side input pins are used to directly control HS0:HS3 high side output pins.
5 6	IN2 IN3			The PWM frequency can be generated from IN0 pin to PWM module in case the external clock is set.
7	FS	Output	Fault Status (Active Low)	This pin is an open drain configured output requiring an external pull-up resistor to V_{DD} for fault reporting.
8	WAKE	Input	Wake	This input pin controls the device mode.
9	RST	Input	Reset	This input pin is used to initialize the device configuration and fault registers, as well as place the device in a low-current Sleep mode.
10	CS	Input	Chip Select (Active Low)	This input pin is connected to a chip select output of a master microcontroller (MCU).
11	SCLK	Input	Serial Clock	This input pin is connected to the MCU providing the required bit shift clock for SPI communication.
12	SI	Input	Serial Input	This pin is a command data input pin connected to the SPI serial data output of the MCU or to the SO pin of the previous device of a daisy-chain of devices.
13	VDD	Power	Digital Drain Voltage	This pin is an external voltage input pin used to supply power interfaces to the SPI bus.
	ı	ı	L	35XS340

Table 1. 35XS3400 Pin Definitions (continued)

A functional description of each pin can be found in the Functional Pin Description section beginning on page <u>17</u>.

Pin Number	Pin Name	Pin Function	Formal Name	Definition
14, 17, 23	GND	Ground	Ground	These pins, internally shorted, are the ground for the logic and analog circuitry of the device. These ground pins must be also shorted in the board.
15	VPWR	Power	Positive Power Supply	This pin connects to the positive power supply and is the source of operational power for the device.
16	SO	Output	Serial Output	This output pin is connected to the SPI serial data input pin of the MCU or to the SI pin of the next device of a daisy-chain of devices.
18 19 21 22	HS3 HS1 HS0 HS2	Output	High Side Outputs	Protected 35m Ω high side power output pins to the load.
4, 20	NC	N/A	No Connect	These pins may not be connected.
24	FSI	Input	Fail-safe Input	This input enables the watchdog timeout feature.

ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Ratings	Symbol	Value	Unit
ELECTRICAL RATINGS			1
V _{PWR} Supply Voltage Range	V _{PWR(SS)}		V
Load Dump at 25°C (400ms)		41	
Maximum Operating Voltage		28	
Reverse Battery at 25°C (2 min.)		-18	
V _{DD} Supply Voltage Range	V _{DD}	-0.3 to 5.5	V
Input/Output Voltage	(4)	-0.3 to V _{DD} +0.3	V
WAKE Input Clamp Current	I _{CL(WAKE)}	2.5	mA
CSNS Input Clamp Current	I _{CL(CSNS)}	2.5	mA
HS [0:3] Voltage	V _{HS[0:3]}		V
Positive		41	
Negative		-16	
Output Current ⁽¹⁾	I _{HS[0:3]}	6	Α
Output Clamp Energy using single-pulse method ⁽²⁾	E _{CL[0:3]}	35	mJ
ESD Voltage ⁽³⁾			V
Human Body Model (HBM) for HS[0:3], VPWR and GND	V _{ESD1}	±8000	
Human Body Model (HBM) for other pins	V _{ESD2}	±2000	
Charge Device Model (CDM)			
Corner Pins (1, 13, 19, 21)	V _{ESD3}	±750	
All Other Pins (2-12, 14-18, 20, 22-24)	V _{ESD4}	±500	
THERMAL RATINGS			ı
Operating Temperature			°C
Ambient	T _A	-40 to 125	
Junction	T _J	-40 to 150	
Storage Temperature	T _{STG}	-55 to 150	°C
THERMAL RESISTANCE	- '		•
Thermal Resistance ⁽⁵⁾			°C/W
Junction to Case	$R_{ heta JC}$	<1.0	
Junction to Ambient	$R_{ heta JA}$	30	
Peak Pin Reflow Temperature During Solder Mounting ⁽⁶⁾	T _{SOLDER}	245	°C

Notes

- 1. Continuous high side output current rating so long as maximum junction temperature is not exceeded. Calculation of maximum output current using package thermal resistance is required.
- 2. Active clamp energy using single-pulse method (L = 2mH, $R_L = 0\Omega$, $V_{PWR} = 14V$, $T_J = 150$ °C initial).
- 3. ESD testing is performed in accordance with the Human Body Model (HBM) (C_{ZAP} = 100pF, R_{ZAP} = 1500 Ω), the Machine Model (MM) (C_{ZAP} = 200pF, R_{ZAP} = 0 Ω), and the Charge Device Model (CDM), Robotic (C_{ZAP} = 4.0pF).
- 4. Input / Output pins are: IN[0:3], RST, FSI, CSNS, SI, SCLK, CS, SO, FS
- 5. Device mounted on a 2s2p test board per JEDEC JESD51-2. 15 °C/W of R_{0JA} can be reached in a real application case (4 layers board).
- 6. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause a malfunction or permanent damage to the device.

STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics

Characteristics noted under conditions $6.0V \le V_{PWR} \le 20V$, $3.0V \le V_{DD} \le 5.5V$, $-40^{\circ}C \le T_{A} \le 125^{\circ}C$, GND = 0V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_{A} = 25°C under nominal conditions, unless otherwise noted.

Symbol	Min	Тур	Max	Unit
-		1		.
V_{PWR}				V
	6.0	_	20	
	4.0	-	28	
V _{PWR(CLAMP)}	41	47	53	V
1				mA
, ,	_	6.5	20	
I _{PWR(SBY)}				mA
, ,				
	-	6.0	8.0	
I _{PWR(SLEEP)}				μΑ
	_	1.0	5.0	
	_	_	30	
V _{DD(ON)}	3.0	_	5.5	V
I _{DD(ON)}				mA
, ,	_	1.6	2.2	
	_	5.0	_	
I _{DD(SLEEP)}	_	_	5.0	μА
V _{PWR(OV)}	28	32	36	V
V _{PWR(OVHYS)}	0.2	0.8	1.5	V
V _{PWR(UV)}	3.3	3.9	4.3	V
V _{SUPPLY(POR)}	0.5	-	0.9	V _{PWR(UV)}
V _{DD(FAIL)}	2.2	2.5	2.8	V
V _{PWR(UV)_UP}	3.4	4.1	4.5	V
R _{DS(ON) 25}				mΩ
	_	_	100	
	_	_	55	
	_	_	35	
	-	_	35	
	VPWR VPWR(CLAMP) IPWR(ON) IPWR(SBY) IPWR(SLEEP) VDD(ON) IDD(ON) IDD(SLEEP) VPWR(OV) VPWR(OVHYS) VPWR(UV) VSUPPLY(POR) VDD(FAIL)	VPWR 6.0 4.0 VPWR(CLAMP) IPWR(ON) - IPWR(SBY) - IPWR(SLEEP) - VDD(ON) 3.0 IDD(ON) - IDD(SLEEP) VPWR(OV) VPWR(OV) VPWR(OVHYS) VPWR(UV) VDD(FAIL) VPWR(UV) VPWR(UV)	VPWR 6.0 - 4.0 - 47 VPWR(CLAMP) 41 47 IPWR(ON) - 6.5 IPWR(SBY) - 6.0 IPWR(SLEEP) - 1.0 - - - VDD(ON) 3.0 - IDD(ON) - 1.6 - 5.0 IDD(SLEEP) - - VPWR(OV) 28 32 VPWR(OVHYS) 0.2 0.8 VPWR(UV) 3.3 3.9 VSUPPLY(POR) 0.5 - VDD(FAIL) 2.2 2.5 VPWR(UV)_UP 3.4 4.1	VPWR 6.0 - 20 4.0 - 28 VPWR(CLAMP) 41 47 53 IPWR(ON) - 6.5 20 IPWR(SBY) - 6.0 8.0 IPWR(SLEEP) - 1.0 5.0 - - 30 - 5.5 IDD(ON) - - 5.5 IDD(ON) - 1.6 2.2 - - 5.0 - VPWR(ON) 28 32 36 VPWR(OVHYS) 0.2 0.8 1.5 VPWR(UV) 3.3 3.9 4.3 VPWR(UV) 3.3 3.9 4.3 VPWR(UV)_UP 3.4 4.1 4.5 RDS(ON)_25 - - - 55 - - 55 - - 55 - - 55 - - 55 - - - <

Notes

- 7. In extended mode, the functionality is guaranteed but not the electrical parameters. From 4.0V to 6.0V voltage range, the device is only protected with the thermal shutdown detection.
- 8. Measured with the outputs open.
- 9. Typical value guaranteed per design.
- 10. Output will automatically recover with time limited autoretry to instructed state when V_{PWR} voltage is restored to normal as long as the V_{PWR} degradation level did not go below the under-voltage power-ON reset threshold. This applies to all internal device logic that is supplied by V_{PWR} and assumes that the external V_{DD} supply is within specification.

Table 3. Static Electrical Characteristics (continued)

Characteristics noted under conditions $6.0V \le V_{PWR} \le 20V$, $3.0V \le V_{DD} \le 5.5V$, $-40^{\circ}C \le T_{A} \le 125^{\circ}C$, GND = 0V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_{A} = 25°C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
OUTPUTS HS0 TO HS3 (Continued)	1		•		l
Output Drain-to-Source ON Resistance (I _{HS} = 2.0A, T _A = 150°C)	R _{DS(ON)_150}				mΩ
V _{PWR} = 4.5V	` /_	_	_	170	
V _{PWR} = 6.0V		_	_	94	
V _{PWR} = 10V		-	_	66	
V _{PWR} = 13V		_	-	66	
Output Source-to-Drain ON Resistance (I _{HS} = -2.0A, V _{PWR} = -18V) ⁽¹¹⁾	R _{SD(ON)}				mΩ
$T_A = 25^{\circ}C$	- 3D(ON)	_	_	52.5	
T _A = 150°C		_	_	70	
Maximum Severe Short-Circuit Impedance Detection ⁽¹²⁾	R _{SHORT}	70	160	200	mΩ
Output Over-current Detection Levels (6.0V ≤ V _{HS[0:3]} ≤ 20V)					Α
. ,	OCHI1_0	39.5	47	54.5	
	OCHI2_0	25.2	30	34.8	
	OC1_0	22	26.2	30.4	
	OC2_0	18.9	22.5	26.1	
	OC3_0	15.7	18.7	21.7	
	OC4_0	12.6	15	17.4	
	OCLO4_0	9.4	11.2	13.0	
	OCLO3_0	6.3	7.5	8.7	
	OCLO2_0	5.0	6.0	7.0	
	OCLO1_0	3.2	4.0	4.8	
C_{SR0} Current Recopy Accuracy with one calibration point (6.0V \leq $V_{HS[0:3]} \leq 20V)^{(14)}$	C _{SR0_0_ACC(CAL)}				%
Output Current		-5.0		5.0	
2.0A		-5.0	_	5.0	
Current Sense Ratio $(6.0V \le HS[0:3] \le 20V$, CSNS $\le 5.0V$) ⁽¹³⁾					-
CSNS_ratio bit = 0	C _{SR0_0}	_	1/4300	_	
CSNS_ratio bit = 1	C _{SR1_0}	_	1/25800	_	
Current Sense Ratio (C_{SR0}) Accuracy ($6.0V \le V_{HS[0:3]} \le 20V$)	C _{SR0_0_ACC}				%
Output Current	_				
6.75A		-12	_	12	
2.5A		-13	_	13	
1.5A		-16	_	16	
0.75A		-20	_	20	

- 11. Source-Drain ON Resistance (Reverse Drain-to-Source ON Resistance) with negative polarity V_{PWR}.
- 12. Short-circuit impedance calculated from HS[0:3] to GND pins. Value guaranteed per design.
- 13. Current sense ratio = I_{CSNS} / I_{HS[0:3]}-
- 14. Based on statistical analysis, it is not production tested.

ELECTRICAL CHARACTERISTICS STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics (continued)

Characteristics noted under conditions $6.0V \le V_{PWR} \le 20V$, $3.0V \le V_{DD} \le 5.5V$, $-40^{\circ}C \le T_{A} \le 125^{\circ}C$, GND = 0V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_{A} = 25°C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
OUTPUTS HS0 TO HS3 (continued)	-1			'	
C_{SR0} Current Recopy Temperature Drift $(6.0V \le V_{HS[0:3]} \le 20V)^{(15)}$ Output Current	Δ (C _{SR0_0})/ Δ (T)				%/°C
2.0A				0.04	
Current Sense Ratio (C_{SR1}) Accuracy (6.0V \leq $V_{HS[0:3]} \leq$ 20V) Output Current	C _{SR1_0_ACC}				%
6.25A		-17	_	+17	
39.5A		-12	_	+12	
Current Sense Clamp Voltage	V _{CL(CSNS)}				V
CSNS Open; $I_{HS[0:3]} = 2.0A$ with C_{SR0} ratio		V _{DD} +0.25	_	V _{DD} +1.0	
OFF Open-load Detection Source Current ⁽¹⁶⁾	I _{OLD(OFF)}	30	-	100	μΑ
OFF Open-load Fault Detection Voltage Threshold	V _{OLD(THRES)}	2.0	3.0	4.0	V
ON Open-load Fault Detection Current Threshold	I _{OLD(ON)}	100	300	600	mA
ON Open-load Fault Detection Current Threshold with LED	I _{OLD(ON_LED)}				mA
$V_{HS[0:3]} = V_{PWR} - 0.75V$, _ ,	2.5	5.0	10	
Output Short to V _{PWR} Detection Voltage Threshold	V _{OSD(THRES)}				V
Output programmed OFF		V _{PWR} -1.2	V _{PWR} -0.8	V _{PWR} -0.4	
Output Negative Clamp Voltage	V _{CL}				V
$0.5A \le I_{HS[0:3]} \le 5.0A$, Output programmed OFF		-22	_	-16	
Output Over-temperature Shutdown for 4.5V < VPWR < 28V	T _{SD}	155	175	195	°C

^{15.} Based on statistical data: $delta(C_{SR0})/delta(T) = {(measured I_{CSNS} at T_1 - measured I_{CSNS} at T_2) / measured I_{CSNS} at room} / {T_1-T_2}.$ No production tested.

Output OFF Open-load Detection Current is the current required to flow through the load for the purpose of detecting the existence of an open-load condition when the specific output is commanded OFF. Pull-up current is measured for V_{HS}=V_{OLD(THRES)}

Table 3. Static Electrical Characteristics (continued)

Characteristics noted under conditions $6.0V \le V_{PWR} \le 20V$, $3.0V \le V_{DD} \le 5.5V$, $-40^{\circ}C \le T_{A} \le 125^{\circ}C$, GND = 0V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_{A} = 25°C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
CONTROL INTERFACE	•	•		•	
Input Logic High Voltage ⁽¹⁷⁾	V _{IH}	2.0	-	V _{DD} +0.3	V
Input Logic Low Voltage ⁽¹⁷⁾	V _{IL}	-0.3	-	0.8	V
Input Logic Pull-down Current (SCLK, SI) ⁽²⁰⁾	I _{DWN}	5.0	-	20	μΑ
Input Logic Pull-up Current (CS)(21)	I _{UP}	5.0	-	20	μΑ
SO, FS Tri-state Capacitance ⁽¹⁸⁾	C _{SO}	_	-	20	pF
Input Logic Pull-down Resistor (RST, WAKE and IN[0:3])	R _{DWN}	125	250	500	kΩ
Input Capacitance ⁽¹⁸⁾	C _{IN}	_	4.0	12	pF
Wake Input Clamp Voltage ⁽¹⁹⁾	V _{CL(WAKE)}				V
$I_{CL(WAKE)} < 2.5mA$, ,	20	28	35	
Wake Input Forward Voltage	V _{F(WAKE)}				V
$I_{CL(WAKE)} = -2.5mA$, ,	-2.0	_	-0.3	
SO High State Output Voltage	V _{SOH}				V
I _{OH} = 1.0mA		V _{DD} -0.4	_	_	
SO and FS Low-state Output Voltage	V _{SOL}				V
$I_{OL} = -1.0$ mA		_	_	0.4	
SO, CSNS and FS Tri-state Leakage Current	I _{SO(LEAK)}				μΑ
$\overline{\text{CS}}$ = V _{IH} and 0V \leq V _{SO} \leq V _{DD} , or $\overline{\text{FS}}$ = 5.5V, or CSNS=0.0V	,	-2.0	0	2.0	
FSI External Pull-down Resistance ⁽²²⁾					kΩ
Watchdog Disabled	RFS	_	0	1.0	
Watchdog Enabled		10	Infinite	_	

- 17. Upper and lower logic threshold voltage range applies to SI, $\overline{\text{CS}}$, SCLK, $\overline{\text{RST}}$, IN[0:3] and WAKE input signals. The WAKE and $\overline{\text{RST}}$ signals may be supplied by a derived voltage referenced to V_{PWR} .
- 18. Input capacitance of SI, $\overline{\text{CS}}$, SCLK, $\overline{\text{RST}}$, IN[0:3] and WAKE. This parameter is guaranteed by process monitoring but is not production tested
- 19. The current must be limited by a series resistance when using voltages > 7.0V.
- 20. Pull-down current is with $V_{SI} \ge 1.0V$ and $V_{SCLK} \ge 1.0V$.
- 21. Pull-up current is with $V_{\overline{CS}} \le 2.0V$. \overline{CS} has an active internal pull-up to V_{DD} .
- 22. In Fail-Safe HS[0:3] depends respectively on ON[0:3]. FSI has an active internal pull-up to $V_{REG} \sim 3.0V$.

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 4. Dynamic Electrical Characteristics

Characteristics noted under conditions $6.0V \le V_{PWR} \le 20V$, $3.0V \le V_{DD} \le 5.5V$, $-40^{\circ}C \le T_{A} \le 125^{\circ}C$, GND = 0V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_{A} = 25°C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER OUTPUT TIMING HS0 TO HS3	<u>'</u>		l .	I.	
Output Rising Medium Slew Rate (medium speed slew rate / SR[1:0]=00) ⁽²³⁾	SR _{R_00}				V/µs
V _{PWR} = 14V	_	0.2	0.4	8.0	
Output Rising Slow Slew Rate (low speed slew rate / SR[1:0]=01) ⁽²³⁾	SR _{R_01}				V/μs
V _{PWR} = 14V	_	0.1	0.2	0.4	
Output Falling Fast Slew Rate (high speed slew rate / SR[1:0]=10) ⁽²³⁾	SR _{R_10}				V/µs
V _{PWR} = 14V	_	0.4	0.8	1.6	
Output Falling Medium Slew Rate (medium speed slew rate / SR[1:0]=00) ⁽²³⁾	SR _{F_00}				V/μs
V _{PWR} = 14V	_	0.2	0.4	8.0	
Output Falling Slow Slew Rate (low speed slew rate / SR[1:0]=01) ⁽²³⁾	SR _{F_01}				V/μs
V _{PWR} = 14V	_	0.1	0.2	0.4	
Output Rising Fast Slew Rate (high speed slew rate / SR[1:0]=10) ⁽²³⁾	SR _{F_10}				V/μs
V _{PWR} = 14V	_	0.4	0.8	1.6	
Output Turn-ON Delay Time ⁽²⁴⁾	t _{DLY(ON)}				μs
V _{PWR} = 14V for medium speed slew rate (SR[1:0]=00)	, ,	35	60	85	
Output Turn-OFF Delay Time ⁽²⁵⁾	t _{DLY(OFF)}				μs
V _{PWR} = 14V for medium speed slew rate (SR[1:0]=00)	(,	35	60	85	
Driver Output Matching Slew Rate (SR _R /SR _F)	ΔSR				
V _{PWR} = 14V @ 25°C and for medium speed slew rate (SR[1:0]=00)		0.8	1.0	1.2	
Driver Output Matching Time (t _{DLY(ON)} - t _{DLY(OFF)})	Δt _{RF}				μs
V_{PWR} = 14V, f_{PWM} = 240Hz, PWM duty cycle = 50%, @ 25°C for medium speed slew rate (SR[1:0]=00)		-25	0	25	

- 23. Rise and Fall Slew Rates measured across a 5.0Ω resistive load at high side output = 30% to 70% (see Figure 4, page 14).
- 24. Turn-ON delay time measured from rising edge of any signal (IN[0:3] and \overline{CS}) that would turn the output ON to V_{HS[0:3]} = V_{PWR} / 2 with R_L = 5.0Ω resistive load.
- 25. Turn-OFF delay time measured from falling edge of any signal (IN[0:3] and $\overline{\text{CS}}$) that would turn the output OFF to V_{HS[0:3]} =V_{PWR} / 2 with R_L = 5.0Ω resistive load.

Table 4. Dynamic Electrical Characteristics (continued)

Characteristics noted under conditions $6.0V \le V_{PWR} \le 20V$, $3.0V \le V_{DD} \le 5.5V$, $-40^{\circ}C \le T_{A} \le 125^{\circ}C$, GND = 0V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_{A} = 25°C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER OUTPUT TIMING HS0 TO HS3 (CONTINUED)	-		•	•	
Fault Detection Blanking Time ⁽²⁶⁾	t _{FAULT}	-	5.0	20	μs
Output Shutdown Delay Time ⁽²⁷⁾	t _{DETECT}	-	7.0	30	μs
CS to CSNS Valid Time ⁽²⁸⁾	t _{CNSVAL}	-	70	100	μs
Watchdog Time-out ⁽²⁹⁾	t _{WDTO}	217	310	400	ms
ON Open-load Fault Cyclic Detection Time with LED	T _{OLD(LED)}	105	150	195	ms
Output Over-current Time Step					ms
OC[1:0]=00 (slow by default)	t _{OC1_00}	3.4	5.0	6.6	
	t _{OC2_00}	1.0	1.72	2.0	
	t _{OC3_00}	1.4	2.0	2.6	
OC[1:0]=01 (fast)	t _{OC4_00}	2.0	3.0	4.0	
	t _{OC5_00}	3.4	5.0	6.74	
	t _{OC6_00}	8.4		16	
	t _{OC7_00}	31.2	44.6	48	
00[4:0]=04 (f==4)					
OC[1:0]=01 (fast)	t _{OC1_01}	1.72			
	t _{OC2_01}	0.56			
	t _{OC3_01}	0.72			
	t _{OC4_01}	1.02			
	t _{OC5_01}	1.56			
	t _{OC6_01}	4.28			
	t _{OC7_01}	15.4	22.2	29	
OC[1:0]=10 (medium)	toour	6.8	0.8	12.8	
	t _{OC1_10} t _{OC2_10}	2.2			
	t _{OC3_10}	2.8		7.0 30 70 100 310 400 150 195 5.0 6.6 1.72 2.0 2.0 2.6 3.0 4.0 5.0 6.74 12.2 16 44.6 48 2.48 3.22 0.8 1.04 1.04 1.36 1.58 1.92 2.24 2.92 6.12 7.96 22.2 29 9.8 12.8 3.2 4.2 4.2 5.6 5.8 7.6 9.8 12.8 24.4 31.8 89.2 116 19.6 25.5 6.4 8.3 8.4 10.9 11.6 15.1 19.6 25.5 48.8 63.4	
	t _{OC4_10}	4.0			
	t _{OC5_10}	6.8			
	t _{OC6_10}	17	24.4		
	t _{OC7_10}	6.24	89.2	116	
OC[1:0]=11 (very slow)	t _{OC1_11}	13.7	19.6	25.5	
	t _{OC2_11}	4.5	6.4	8.3	
	t _{OC3_11}	5.9	8.4	10.9	
	t _{OC4_11}	8.1	11.6	15.1	
	t _{OC5_11}	13.7	19.6		
	t _{OC6_11}	34.2	48.8		
	t _{OC7_11}	124.9	178.4	231.9	

Notes

- 26. Time necessary to report the fault to \overline{FS} pin.
- 27. Time necessary to switch-off the output in case of OT or OC or SC or UV fault detection (from negative edge of \overline{FS} pin to HS voltage = 50% of V_{PWR}
- 28. Time necessary for the CSNS to be with $\pm 5\%$ of the targeted value.
- 29. For FSI open, the watchdog timeout delay measured from the rising edge of RST, to HS[0,2] output state depend on the corresponding input command.

Table 4. Dynamic Electrical Characteristics (continued)

Characteristics noted under conditions $6.0V \le V_{PWR} \le 20V$, $3.0V \le V_{DD} \le 5.5V$, $-40^{\circ}C \le T_{A} \le 125^{\circ}C$, GND = 0V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_{A} = 25°C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
Bulb Cooling Time Step					ms
CB[1:0]=00 or 11 (medium)	t _{BC1_00}	582	834	1084	
	t _{BC2_00}	312	448	584	
	t _{BC3_00}	356	510	664	
	t _{BC4_00}	416	596	776	
	t _{BC5_00}	502	718	934	
	t _{BC6_00}	628	898	1168	
CB[1:0]=01 (fast)	t _{BC1 01}	296	418	544	
	t _{BC2_01}	156	224	292	
	t _{BC3 01}	176	254	332	
	t _{BC4_01}	202	290	378	
	t _{BC5_01}	256	360	468	
CB[1:0]=10 (slow)	t _{BC6_01}	452	648	884	
CB[1.0]=10 (Slow)	t _{BC1_10}	1166	1668	2170	
	t _{BC2_10}	624	894	1164	
	t _{BC3_10}	714	1022	1310	
	t _{BC4_10}	834	1192	1552	
	t _{BC5_10}	1002	1434	1866	
	t _{BC6_10}	1256	1796	2340	
PWM MODULE TIMING					
Input PWM Clock Range on IN0	f _{INO}	7.68	_	30.72	kHz
Input PWM Clock Low Frequency Detection Range on IN0 ⁽³⁰⁾	f _{IN0(LOW)}	1.0	2.0	4.0	kHz
Input PWM Clock High Frequency Detection Range on IN0 ⁽³⁰⁾	f _{IN0(HIGH)}	100	200	400	kHz
Output PWM Frequency Range	f _{PWM}	_	_	1.0	kHz
Output PWM Frequency Accuracy using Calibrated Oscillator	A _{FPWM(CAL)}	-10	_	+10	%
Default Output PWM Frequency using Internal Oscillator	f _{PWM(0)}	84	120	156	Hz
CS Calibration Low Minimum Time Detection Range	t _{CSB(MIN)}	14	20	26	μs
CS Calibration Low Maximum Tine Detection Range	t _{CSB(MAX)}	140	200	260	μs
Output PWM Duty-cycle Range for f _{PWM} = 400Hz ⁽³¹⁾	R _{PWM} _400	10	_	98	%
Output PWM Duty-cycle Range for f _{PWM} = 200Hz ⁽³¹⁾	R _{PWM} _200	5.0	_	98	%
Output PWM Duty-cycle Range for f _{PWM} = 1.0kHz for high speed slew rate ⁽³¹⁾	R _{PWM} _1k	6.0	_	94	%
INPUT TIMING					
Direct Input Toggle Timeout	t _{IN}	175	250	325	ms
AUTORETRY TIMING					
Autoretry Period	t _{AUTO}	105	150	195	ms

Notes

- 30. Clock Fail detector available for PWM_en bit is set to logic [1] and CLOCK_sel is set to logic [0].
- 31. The PWM ratio is measured at V_{HS} = 50% of V_{PWR} and for the default SR value. It is possible to put the device fully-on (PWM duty-cycle 100%) and fully-off (duty-cycle 0%). For values outside this range, a calibration is needed between the PWM duty-cycle programming and the PWM on the output with R_L = 5.0Ω resistive load.

Table 4. Dynamic Electrical Characteristics (continued)

Characteristics noted under conditions $6.0V \le V_{PWR} \le 20V$, $3.0V \le V_{DD} \le 5.5V$, $-40^{\circ}C \le T_{A} \le 125^{\circ}C$, GND = 0V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_{A} = 25°C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
TEMPERATURE ON THE GND FLAG	- '				
Thermal Prewarning Detection ⁽³²⁾	T _{OTWAR}	110	125	140	°C
Analog Temperature Feedback at T _A = 25°C with R _{CSNS} =2.5kΩ	T _{FEED}	1.15	1.20	1.25	V
Analog Temperature Feedback Derating with R_{CSNS} =2.5 $k\Omega^{(33)}$	DT _{FEED}	-3.5	-3.7	-3.9	mV/°C
Analog Temperature Feedback Derating with R_{CSNS} =2.5k $\Omega^{(33)}$ DT _{FEED} -3.5 -3.7 -3.9 SPI INTERFACE CHARACTERISTICS ⁽³²⁾ Maximum Frequency of SPI Operation f_{SPI} 8.0 Required Low State Duration for $\overline{RST}^{(34)}$ $t_{W\overline{RST}}$ 10 1.0 Rising Edge of \overline{CS} to Falling Edge of \overline{CS} (Required Setup Time) ⁽³⁵⁾ $t_{\overline{CS}}$ 1.0 Falling Edge of \overline{RST} to Falling Edge of \overline{CS} (Required Setup Time) ⁽³⁵⁾ t_{ENBL} 5.0 Falling Edge of \overline{CS} to Rising Edge of SCLK (Required Setup Time) ⁽³⁵⁾ t_{LEAD} 500 Required High State Duration of SCLK (Required Setup Time) ⁽³⁵⁾ t_{WSCLKh} 50 Falling Edge of SCLK to Rising Edge of \overline{CS} (Required Setup Time) ⁽³⁵⁾ t_{WSCLKh} 50 Falling Edge of SCLK (Required Setup Time) ⁽³⁵⁾ t_{LAG} 60 SI to Falling Edge of SCLK (Required Setup Time) ⁽³⁶⁾ $t_{SI(SU)}$ 37 Falling Edge of SCLK to SI (Required Setup Time) ⁽³⁶⁾ $t_{SI(HOLD)}$ 49			•		
Maximum Frequency of SPI Operation	f _{SPI}	_	_	8.0	MHz
Required Low State Duration for RST ⁽³⁴⁾	t _{WRST}	10	-	_	μs
Rising Edge of CS to Falling Edge of CS (Required Setup Time)(35)	t _{CS}	_	-	1.0	μs
Rising Edge of RST to Falling Edge of CS (Required Setup Time) (35)	t _{ENBL}	_	_	5.0	μs
Falling Edge of CS to Rising Edge of SCLK (Required Setup Time)(35)	t _{LEAD}	-	_	500	ns
Required High State Duration of SCLK (Required Setup Time)(35)	t _{WSCLKh}	_	_	50	ns
Required Low State Duration of SCLK (Required Setup Time) ⁽³⁵⁾	1	_	_	50	ns
Falling Edge of SCLK to Rising Edge of CS (Required Setup Time) (35)	t _{LAG}	_	_	60	ns
SI to Falling Edge of SCLK (Required Setup Time) (36)	1	_	_	37	ns
Falling Edge of SCLK to SI (Required Setup Time) ⁽³⁶⁾	t _{SI(HOLD)}	_	_	49	ns
SO Rise Time	t _{RSO}				ns
$C_L = 80pF$		_	_	13	
SO Fall Time	t _{FSO}				ns
C _L = 80pF		-	_	13	
SI, $\overline{\text{CS}}$, SCLK, Incoming Signal Rise Time ⁽³⁶⁾	t _{RSI}	_	_	13	ns
SI, CS, SCLK, Incoming Signal Fall Time ⁽³⁶⁾	t _{FSI}	_	_	13	ns
Time from Rising Edge of SCLK to SO Low Logic Level ⁽³⁷⁾	t _{SO(EN)}	_	-	60	ns
Time from Rising Edge of SCLK to SO High Logic Level ⁽³⁸⁾	t _{SO(DIS)}	-	-	60	ns

- 32. Parameters guaranteed by design.
- 33. Value guaranteed per statistical analysis
- 34. RST low duration measured with outputs enabled and going to OFF or disabled condition.
- 35. Maximum setup time required for the 35XS3400 is the minimum guaranteed time needed from the microcontroller.
- 36. Rise and Fall time of incoming SI, CS, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
- 37. Time required for output status data to be available for use at SO. 1.0k Ω on pull-up on $\overline{\text{CS}}$.
- 38. Time required for output status data to be terminated at SO. 1.0k Ω on pull-up on $\overline{\text{CS}}$.

TIMING DIAGRAMS




Figure 4. Output Slew Rate and Time Delays




Figure 5. Over-current Shutdown Protection




Figure 6. Bulb Cooling Management




Figure 7. Input Timing Switching Characteristics




Figure 8. SCLK Waveform and Valid SO Data Delay Time

FUNCTIONAL DESCRIPTION

INTRODUCTION

The 35XS3400 is one in a family of devices designed for low-voltage automotive lighting applications. Its four low $R_{DS(ON)}$ MOSFETs (quad 35 m Ω) can control four separate 28W bulbs.

Programming, control and diagnostics are accomplished using a 16-bit SPI interface. Its output with selectable slew-rate improves electromagnetic compatibility (EMC) behavior.

Additionally, each output has its own parallel input or SPI control for pulse-width modulation (PWM) control if desired. The 35XS3400 allows the user to program via the SPI the fault current trip levels and duration of acceptable lamp inrush. The device has Fail-safe mode to provide fail-safe functionality of the outputs in case of MCU damaged.

FUNCTIONAL PIN DESCRIPTION

OUTPUT CURRENT MONITORING (CSNS)

The Current Sense pin provides a current proportional to the designated HS0:HS3 output or a voltage proportional to the temperature on the GND flag. That current is fed into a ground-referenced resistor (4.7k Ω typical) and its voltage is monitored by an MCU's A/D. The output type is selected via the SPI. This pin can be tri-stated through the SPI.

DIRECT INPUTS (IN0, IN1, IN2, IN3)

Each IN input wakes the device. The IN0:IN3 high side input pins are also used to directly control HS0:HS3 high side output pins. If the outputs are controlled by the PWM module, the external PWM clock is applied to IN0 pin. These pins are to be driven with CMOS levels, and they have a passive internal pull-down, R_{DWN} .

FAULT STATUS (FS)

This pin is an open drain configured output requiring an external pull-up resistor to V_{DD} for fault reporting. If a device fault condition is detected, this pin is active LOW. Specific device diagnostics and faults are reported via the SPI SO pin.

WAKE

The wake input wakes the device. An internal clamp protects this pin from high damaging voltages with a series resistor (10k Ω typ). This input has a passive internal pulldown, R_{DWN} .

RESET (RST)

The reset input wakes the device. This is used to initialize the device configuration and fault registers, as well as place the device in a low-current Sleep mode. The pin also starts the watchdog timer when transitioning from logic [0] to logic [1]. This pin has a passive internal pull-down, R_{DWN}.

CHIP SELECT (CS)

The $\overline{\text{CS}}$ pin enables communication with the master microcontroller (MCU). When this pin is in a logic [0] state,

the device is capable of transferring information to, and receiving information from, the MCU. The 35XS3400 latches in data from the input shift registers to the addressed registers on the rising edge of $\overline{\text{CS}}$. The device transfers status information from the power output to the Shift register on the falling edge of $\overline{\text{CS}}$. The SO output driver is enabled when $\overline{\text{CS}}$ is logic [0]. $\overline{\text{CS}}$ should transition from a logic [1] to a logic [0] state only when SCLK is a logic [0]. $\overline{\text{CS}}$ has an active internal pull-up from V_{DD}, I_{UP}.

SERIAL CLOCK (SCLK)

The SCLK pin clocks the internal shift registers of the 35XS3400 device. The serial input (SI) pin accepts data into the input shift register on the falling edge of the SCLK signal while the serial output (SO) pin shifts data information out of the SO line driver on the rising edge of the SCLK signal. It is important the SCLK pin be in a logic low state whenever $\overline{\text{CS}}$ makes any transition. For this reason, it is recommended the SCLK pin be in a logic [0] whenever the device is not accessed ($\overline{\text{CS}}$ logic [1] state). SCLK has an active internal pull-down. When $\overline{\text{CS}}$ is logic [1], signals at the SCLK and SI pins are ignored and SO is tri-stated (high-impedance) (see Figure 9, page 20). SCLK input has an active internal pull-down, I_{DWN}.

SERIAL INPUT (SI)

This is a serial interface (SI) command data input pin. Each SI bit is read on the falling edge of SCLK. A 16-bit stream of serial data is required on the SI pin, starting with D15 (MSB) to D0 (LSB). The internal registers of the 35XS3400 are configured and controlled using a 5-bit addressing scheme described in **Table 9**, page <u>28</u>. Register addressing and configuration are described in **Table 10**, page <u>28</u>. SI input has an active internal pull-down, I_{DWN}.

DIGITAL DRAIN VOLTAGE (VDD)

This pin is an external voltage input pin used to supply power to the SPI circuit. In the event V_{DD} is lost (V_{DD} Failure), the device goes to Fail-safe mode.

GROUND (GND)

These pins are the ground for the device.

POSITIVE POWER SUPPLY (VPWR)

This pin connects to the positive power supply and is the source of operational power for the device. The VPWR contact is the backside surface mount tab of the package.

SERIAL OUTPUT (SO)

The SO data pin is a tri-stateable output from the shift register. The SO pin remains in a high-impedance state until the $\overline{\text{CS}}$ pin is put into a logic [0] state. The SO data is capable of reporting the status of the output, the device configuration, the state of the key inputs, etc. The SO pin changes state on the rising edge of SCLK and reads out on the falling edge of

SCLK. SO reporting descriptions are provided in **Table 22**, page <u>32</u>.

HIGH SIDE OUTPUTS (HS3, HS1, HS0, HS2)

Protected $35m\Omega$ high side power outputs to the load.


FAIL-SAFE INPUT (FSI)

This pin incorporates an active internal pull-up current source from internal supply (V_{REG}) . This enables the watchdog timeout feature.

When the FSI pin is opened, the watchdog circuit is enabled. After a watchdog timeout occurs, the output states depends on IN[0:3].

When the FSI pin is connected to GND, the watchdog circuit is disabled. The output states depends on IN[0:3] in case of V_{DD} failure condition, in case V_{DD} failure detection is activated (VDD_FAIL_en bit sets to logic [1]).

FUNCTIONAL INTERNAL BLOCK DESCRIPTION



POWER SUPPLY

The 35XS3400 is designed to operate from 4.0V to 28V on the VPWR pin. Characteristics are provided from 6.0V to 20V for the device. The VPWR pin supplies power to internal regulator, analog, and logic circuit blocks. The VDD supply is used for Serial Peripheral Interface (SPI) communication in order to configure and diagnose the device. This IC architecture provides a low quiescent current Sleep mode. Applying V_{PWR} and V_{DD} to the device will place the device in the Normal mode. The device will transit to Fail-safe mode in case of failures on the SPI or/and on VDD voltage.

HIGH SIDE SWITCHES: HS0 - HS3

These pins are the high side outputs controlling automotive lamps located for the rear of vehicle, such as 28W

bulbs and LED modules. 55W/65W lamps can be driven for two outputs shorted together. Those N-channel MOSFETs with $35 m\Omega~R_{DS(ON)}$ are self-protected and present extended diagnostics in order to detect bulb outage and short-circuit fault condition. The HS output is actively clamped during turn off of inductive loads and inductive battery line.

When driving DC motor or solenoid loads demanding multiple switching, an external recirculation device must be used to maintain the device in its Safe Operating Area.

MCU INTERFACE AND OUTPUT CONTROL

In Normal mode, each bulb is controlled directly from the MCU through SPI. A pulse width modulation control module allows improvement of lamp lifetime with bulb power regulation (PWM frequency range from 100Hz to 400Hz) and

addressing the dimming application (day running light). An analog feedback output provides a current proportional to the load current or the temperature of the board. The SPI is used to configure and to read the diagnostic status (faults) of high side outputs. The reported fault conditions are: open load, short circuit to battery, short circuit to ground (over-current and severe short-circuit), thermal shutdown, and under/over-

voltage. Thanks to accurate and configurable over-current detection circuitry and wire-harness optimization, the vehicle is lighter.


In Fail-safe mode, each lamp is controlled with dedicated parallel input pins. The device is configured in default mode.

FUNCTIONAL DEVICE OPERATION

SPI PROTOCOL DESCRIPTION

The SPI interface has a full duplex, three-wire synchronous data transfer with four I/O lines associated with it: Serial Input (SI), Serial Output (SO), Serial Clock (SCLK), and Chip Select $\overline{(CS)}$.

The SI/SO pins of the 35XS3400 follow a first-in first-out (D15 to D0) protocol, with both input and output words transferring the most significant bit (MSB) first. All inputs are compatible with 5.0V or 3.3V CMOS logic levels.



Notes 1. RST is a logic [1] state during the above operation.

- 2. D15:D0 relate to the most recent ordered entry of data into the device.
- 3. OD15:OD0 relate to the first 16 bits of ordered fault and status data out of the device.

Figure 9. Single 16-Bit Word SPI Communication

OPERATIONAL MODES

The 35XS3400 has four operating modes: Sleep, Normal, Fail-safe and Fault. **Table 5** and <u>Figure 11</u> summarize details contained in succeeding paragraphs.

The Figure 10 describes an internal signal called IN_ON[x] depending on IN[x] input.



Figure 10. IN_ON[x] internal signal

The 35XS3400 transits to operating modes according to the following signals:

- wake-up = RST or WAKE or IN_ON[0] or IN_ON[1] or IN_ON[2] or IN_ON[3],
- fail = (V_{DD} Failure and VDD_FAIL_en) or (Watchdog time-out and FSI input not shorted to ground),
- fault = OC[0:3] or OT[0:3] or SC[0:3] or UV (UV) or (OV and OV_dis).

Table 5. 35XS3400 Operating Modes

Mode	wake-up	fail	fault	Comments
Sleep	0	Х	х	Device is in Sleep mode. All outputs are OFF.
Normal	1	0	0	Device is currently in Normal mode. Watchdog is active if enabled.
Fail-safe	1	1	0	Device is currently in Fail-safe mode due to watchdog timeout or V _{DD} Failure conditions. The output states depend on the corresponding input in case FSI is open.
Fault	1	Х	1	Device is currently in Fault mode. The faulted output(s) is (are) OFF. The safe autoretry circuitry is active to turn-on again the output(s).

x = Don't care.




Figure 11. Operating Modes

SLEEP MODE

The 35XS3400 is in Sleep mode when:

- V_{PWR} and V_{DD} are within the normal voltage range,
- wake-up = 0,
- fail = X,
- fault = X.

This is the Default mode of the device after first applying battery voltage (VPWR) prior to any I/O transitions. This is also the state of the device when the WAKE and RST and IN_ON[0:3] are logic [0]. In the Sleep mode, the output and all unused internal circuitry, such as the internal regulator, are off to minimize draw current. In addition, all SPI-configurable features of the device are as if set to logic [0].

In the event of an external VPWR supply disconnect, an unexpected current consumption may sink on the VDD supply pin (In Sleep State). This current leakage is about 70mA instead of $5.0\mu A$ and it may impact the device reliability. The device recovers its normal operational mode once VPWR is reconnected.

To avoid this unexpected current leakage on the VDD supply pin, maintain the device in Normal Mode with RST pin set to logic[1]. This will allow diagnosis of the battery disconnection event through UV fault reporting in SPI. Then, apply 0V on VDD supply pin to switch the device to Sleep State.

NORMAL MODE

The 35XS3400 is in Normal mode when:

- V_{PWR} and V_{DD} are within the normal voltage range,
- wake-up = 1,
- fail = 0,
- fault = 0.

In this mode, the NM bit is set to Ifault_contrologic [1] and the outputs HS[0:3] are under control, as defined by hson signal:

 $hson[x] = (((IN[x] and DIR_dis[x]) or On bit[x]) and PWM_en)$ or (On bit [x] and Duty_cycle[x] and PWM_en).

In this mode and also in Fail-safe, the fault condition reset depends on fault control signal, as defined below:

fault_control[x] = ($(IN_ON[x] \text{ and } \overline{DIR_dis}[x])$ and $\overline{PWM_en}$) or (On bit [x]).

Programmable PWM module

The outputs HS[0:3] are controlled by the programmable PWM module if PWM_en and On bits are set to logic [1].

The clock frequency from IN0 input pin or from internal clock is the factor 2^7 (128) of the output PWM frequency (CLOCK_sel bit). The outputs HS[0:3] can be controlled in the range of 5% to 98% with a resolution of 7 bits of duty cycle (Table 6). The state of other IN pin is ignored.

Table 6. Output PWM Resolution

On bit	Duty cycle	Output state
0	Х	OFF
1	0000000	PWM (1/128 duty cycle)
1	0000001	PWM (2/128 duty cycle)
1	0000010	PWM (3/128 duty cycle)
1	n	PWM ((n+1)/128 duty cycle)
1	1111111	fully ON

The timing includes seven programmable PWM switching delay (number of PWM clock rising edges) to improve overall EMC behavior of the light module (**Table 7**).

Table 7. Output PWM Switching Delay


Delay bits	Output delay	
000	no delay	
001	16 PWM clock periods	
010	32 PWM clock periods	
011	48 PWM clock periods	
100	64 PWM clock periods	
101	80 PWM clock periods	
110	96 PWM clock periods	
111	112 PWM clock periods	

The clock frequency from IN0 is permanently monitored in order to report a clock failure in case of the frequency is out a specified frequency range (from $f_{\text{IN0(LOW)}}$ to $f_{\text{IN0(HIGH)}}$). In case of clock failure, no PWM feature is provided, the On bit defines the outputs state and the CLOCK_fail bit reports [1].

Calibratable internal clock

The internal clock can vary as much as \pm -30 percent corresponding to typical $f_{\text{PWM}(0)}$ output switching period.

Using the existing SPI inputs and the precision timing reference already available to the MCU, the 35XS3400 allows clock period setting within ± 10 percent of accuracy. Calibrating the internal clock is initiated by defined word to CALR register. The calibration pulse is provided by the MCU. The pulse is sent on the $\overline{\text{CS}}$ pin after the SPI word is launched. At the moment, the $\overline{\text{CS}}$ pin transitions from logic [1] to [0] until from logic [0] to [1] determine the period of internal clock with a multiplicative factor of 128.



In case of negative $\overline{\text{CS}}$ pulse is outside a predefined time range (from $t_{\text{CSB}(\text{MIN})}$ to $t_{\text{CSB}(\text{MAX})}$), the calibration event will be ignored and the internal clock will be unaltered or reset to default value ($f_{\text{PWM}(0)}$) if this was not calibrated before.

The calibratable clock is used, instead of the clock from IN0 input, when CLOCK_sel is set to [1].

FAIL-SAFE MODE

The 35XS3400 is in Fail-safe mode when:

- V_{PWR} is within the normal voltage range,
- wake-up = 1,
- fail = 1.
- fault = 0.

Watchdog

If the FSI input is not grounded, the watchdog timeout detection is active when either the WAKE or IN_ON[0:3] or RST input pin transitions from logic [0] to logic [1]. The WAKE input is capable of being pulled up to VPWR with a series of limiting resistance limiting the internal clamp current according to the specification.

The watchdog timeout is a multiple of an internal oscillator. As long as the WD bit (D15) of an incoming SPI message is toggled within the minimum watchdog timeout period (WDTO), the device will operate normally.

Fail-safe Conditions

If an internal watchdog time-out occurs before the WD bit for FSI open (Table 8) or in case of V_{DD} failure condition (V_{DD} < $V_{DD(FAIL}$)) for VDD_FAIL_en bit is set to logic [1], the device will revert to a Fail-safe mode until the WD bit is written to logic [1] (see fail-safe to normal mode transition paragraph) and V_{DD} is within the normal voltage range.

Table 8. SPI Watchdog Activation

Typical RFSI (Ω)	Watchdog
0 (shorted to ground)	Disabled
(open)	Enable

During the Fail-safe mode, the outputs will depend on the corresponding input. The SPI register content is reset to their default value (except POR bit) and fault protections are fully operational.

The Fail-safe mode can be detected by monitoring the NM bit is set to [0].

NORMAL & FAIL-SAFE MODE TRANSITIONS

Transition Fail-Safe to Normal mode

To leave the Fail-safe mode, V_{DD} must be in nominal voltage and the microcontroller has to send a SPI command with WDIN bit set to logic [1]; the other bits are not considered. The previous latched faults are reset by the transition into Normal mode (autoretry included).

Moreover, the device can be brought out of the Fail-safe mode due to watchdog timeout issue by forcing the FSI pin to logic [0].

Transition Normal to Fail-safe Mode

To leave the Normal mode, a fail-safe condition must occurred (fail=1). The previous latched faults are reset by the transition into Fail-safe mode (autoretry included).

FAULT MODE

The 35XS3400 is in Fault mode when:

- V_{PWR} and V_{DD} are within the normal voltage range,
- wake-up = 1,
- fail = X.
- fault=1.

This device indicates the faults below as they occur by driving the \overline{FS} pin to logic [0] for \overline{RST} input is pulled up:

- •Over-temperature fault,
- Over-current fault.
- ·Severe short-circuit fault,
- •Output(s) shorted to VPWR fault in OFF state,
- ·Open load fault in OFF state,
- •Over-voltage fault (enabled by default),
- ·Under-voltage fault.

The FS pin will automatically return to logic [1] when the fault condition is removed, except for over-current, severe short-circuit, over-temperature and under-voltage which will be reset by a new turn-on command (each fault_control signal to be toggled).

Fault information is retained in the SPI fault register and is available (and reset) via the SO pin during the first valid SPI communication.

The Open load fault in ON state is only reported through SPI register without effect on the corresponding output state (HS[x]) and the \overline{FS} pin.

START-UP SEQUENCE

The 35XS3400 enters in Normal mode after start-up if following sequence is provided:

- VPWR and VDD power supplies must be above their under-voltage thresholds,
- •generate wake-up event (wake-up=1) from 0 to 1 on RSTB. The device switches to Normal mode with SPI register content is reset (as defined in <u>Table 10</u> and <u>Table 22</u>). All features of 35XS3400 will be available after 50μs typical and all SPI registers are set to default values (set to logic [0]). The UV fault is reported in the SPI status registers.

And, in case of the PWM module is used (PWM_en bit is set to logic [1]) with an external reference clock:

•apply PWM clock on IN0 input pin after maximum 200μs (min. 50μs).

If the correct start-up sequence is not provided, the PWM function is not guaranteed.

PROTECTION AND DIAGNOSTIC FEATURES

PROTECTIONS

Over-temperature Fault

The 35XS3400 incorporates over-temperature detection and shutdown circuitry for each output structure.

Two cases need to be considered when the output temperature is higher than T_{SD} :


- •If the output command is ON: the corresponding output is latched OFF. FS will be also latched to logic [0]. To delatch the fault and be able to turn ON again the outputs, the failure condition must disappear and the autoretry circuitry must be active or the corresponding output must be commanded OFF and then ON (toggling fault_control signal of corresponding output) or V_{SUPPLY(POR)} condition if V_{DD} = 0.
- If the output command is OFF: FS will go to logic [0] until the corresponding output temperature will be below T_{SD}.

For both cases, the fault register OT[0:3] bit into the status register will be set to [1]. The fault bits will be cleared in the status register after a SPI read command.

Over-current Fault

The 35XS3400 incorporates output shutdown in order to protect each output structure against resistive short-circuit condition. This protection is composed by eight predefined current levels (time dependent) to fit 28W bulb profiles.

In the first turn-on, the lamp filament is cold and the current will be huge. fault_control signal transition from logic [0] to [1] or an autoretry define this event. In this case, the over-current protection will be fitted to inrush current, as shown in Figure 5. This over-current protection is programmable: OC[1:0] bits select over-current slope speed and OCHI1 current step can be removed in case the OCHI bit is set to [1].



In steady state, the wire harness will be protected by OCLO2 current level by default. Three other DC over-current


levels are available: OCLO1 or OCLO3 or OCLO4 based on the state of the OCLO[1,0] bits.

If the load current level ever reaches the over-current detection $\underline{\text{lev}}$ el, the corresponding output will latch the output OFF and $\overline{\text{FS}}$ will be also latched to logic [0]. To delatch the fault and be able to turn ON again the corresponding output, the failure condition must disappear and the autoretry circuitry must be active or the corresponding output must be commanded OFF and then ON (toggling fault_control signal of corresponding output) or $V_{\text{SUPPLY}(POR)}$ condition if $V_{\text{DD}} = 0$.

The SPI fault report (OC[0:3] bits) is removed after a read operation.

In Normal mode using the internal PWM module, the 35XS3400 also incorporates a cooling bulb filament management, if the OC_mode is set to logic [1]. In this case, the 1st step of multi-step over-current protection will depend to the previous OFF duration, as illustrated in Figure 6.. The following figure illustrates the current level will be used in function to the duration of previous OFF state (toff). The slope of cooling bulb emulator is configurable with OCOFFCB[1:0] bits.

Depending on toff



Severe Short-Circuit Fault

The 35XS3400 provides output shutdown in order to protect each output in case of severe short-circuit during of the output switching.

If the short-circuit impedance is below R_{SHORT} , the device will latch the output OFF, \overline{FS} will go to logic [0] and the fault register SC[0:3] bit will be set to [1]. To delatch the fault and be able to turn ON again the outputs, the failure condition must disappear and the corresponding output must be commanded OFF, and then ON (toggling fault_control signal of corresponding output) or $V_{SUPPLY(POR)}$ condition, if $V_{DD} = 0$.

The SPI fault report (SC[0:3] bits) is removed after a read operation.

Over-voltage Fault (Enabled by default)

By default, the over-voltage protection is enabled. The 35XS3400 shuts down all outputs and \overline{FS} will go to logic [0] during an over-voltage fault condition on the VPWR pin $(V_{PWR} \ge V_{PWR(OV)})$. The outputs remain in the OFF state until the over-voltage condition is removed $(V_{PWR} \le V_{PWR(OV)} - V_{PWR(OVHYS)})$. When experiencing this fault, the OVF fault bit is set to logic [1] and cleared after either a valid SPI read.

The over-voltage protection can be disabled through SPI (OV_dis bit is disabled set to logic [1]). The fault register reflects any over-voltage condition (V_{PWR} \geq V_{PWR(OV)}). This over-voltage diagnosis, as a warning, is removed after a read operation, if the fault condition disappears. The HS[0:3] outputs are not commanded in R_{DS(ON)} above the OV threshold.

In Fail-safe mode, the over-voltage activation depends on the RST logic state; enable for RST = 1 and disable for RST = 0. The device is still protected with over-temperature protection in case the over-voltage feature is disabled.

Under-voltage Fault

The output(s) will latch off at some battery voltage below $VPWR_{(UV)}$. As long as the V_{DD} level stays within the normal specified range, the internal logic states within the device will remain (configuration and reporting).

In the case where battery voltage drops below the undervoltage threshold ($V_{PWR} \le V_{PWR(UV)}$), the outputs will turn off, FS will go to logic [0], and the fault register UV bit will be set to [1].

Two cases need to be considered when the battery level recovers ($V_{PWR} > V_{PWR(UV)}$ UP):

- •If the output command is OFF, FS will go to logic [1], but the UV bit will remain set to 1 until the next read operation (warning report).
- •If the output command is ON, $\overline{\text{FS}}$ will remain at logic [0]. To delatch the fault and be able to turn ON again the outputs, the failure condition must disappear and the autoretry circuitry must be active or the corresponding output must be commanded OFF and then ON (toggling fault_control signal of corresponding output) or $V_{\text{SUPPLY}(POR)}$ condition if $V_{DD} = 0$.

In **extended mode**, the output is protected by overtemperature shutdown circuitry. All previous latched faults, occurred when VPWR was within the normal voltage range, are guaranteed if VDD is within the operational voltage range or until $V_{SUPPLY(POR)}$ if VDD = 0. Any new OT fault is detected (VDD failure included) and reported through SPI above VPWR_(UV). The output state is not changed as long as the VPWR voltage does not drop any lower than 3.5V typical.

All latched faults (over-temperature, over-current, severe short-circuit, over and under-voltage) are reset if:

- $V_{DD} \le V_{DD(FAIL)}$ with V_{PWR} in nominal voltage range,
- V_{DD} and V_{PWR} supplies is below V_{SUPPLY(POR)} voltage value.




Figure 12. Auto-retry State Machine

AUTO-RETRY

The auto-retry circuitry is used to reactivate the output(s) automatically in case of over-current or over-temperature or under-voltage failure conditions to provide a high availability of the load.

Auto-retry feature is available in Fault mode. It is activated in case of internal retry signal is set to logic [1]:

retry[x] = OC[x] or OT[x] or UV.

The feature retries to switch-on the output(s) after one auto-retry period (t_{AUTO}) with a limitation in term of number of occurrence (16 for each output). The counter of retry occurrences is reset in case of Fail-safe to Normal or Normal to Fail-safe mode transitions. At each auto-retry, the overcurrent detection will be set to default values in order to sustain the inrush current.

The Figure 12 describes the auto-retry state machine.

DIAGNOSTIC

Output Shorted to VPWR Fault

The 35XS3400 incorporates output shorted to VPWR detection circuitry in OFF state. Output shorted to VPWR fault is detected if output voltage is higher than $V_{OSD(THRES)}$ and reported as a fault condition when the output is disabled (OFF). The output shorted to VPWR fault is latched into the

status register after the internal gate voltage is pulled low enough to turn OFF the output. The OS[0:3] and OL_OFF[0:3] fault bits are set in the status register and FS pin reports in real time the fault. If the output shorted to VPWR fault is removed, the status register will be cleared after reading the register.

The open output shorted to VPWR protection can be disabled through SPI (OS DIS[0:3] bit).

Open-Load Faults

The 35XS3400 incorporates three dedicated open-load detection circuitries on the output to detect in OFF and in ON state

Open-load Detection In Off State

The OFF output open-load fault is detected when the output voltage is higher than $V_{OLD(THRES)}$ pulled up with internal current source $(I_{OLD(OFF)})$ and reported as a fault condition when the output is disabled (OFF). The OFF Output open-load fault is latched into the status register or when the internal gate voltage is pulled low enough to turn OFF the output. The OL_OFF[0:3] fault bit is set in the status register. If the open load fault is removed (FS output pin goes to high), the status register will be cleared after reading the register.

The OFF output open-load protection can be disabled through SPI (OLOFF DIS[0:3] bit).

Open-load Detection In On State

The ON output open-load current thresholds can be chosen by SPI to detect a standard bulbs or LEDs (OLLED[0:3] bit set to logic [1]). In cases where the load current drops below the defined current threshold, the OLON bit will be set to a logic [1], the output will stay ON and FS will not be disturbed.

Open-load Detection In On State For Led

Open load for LEDs only (OLLED[0:3] set to logic [1]) is detected periodically each $t_{\rm OLLED}$ (fully-on, D[6:0]=7F). To detect OLLED in fully-on state, the output must be ON at least $t_{\rm OLLED}$.

To delatch the diagnosis, the condition should be removed and SPI read operation is needed (OL_ON[0:3] bit). The ON output open-load protection can be disabled through SPI (OLON_DIS[0:3] bit).

Analog Current Recopy and Temperature Feedbacks

The CSNS pin is an analog output reporting a current proportional to the designed output current or a voltage proportional to the temperature of the GND flag (pin #14). The routing is SPI programmable (TEMP_en, CSNS_en, CSNS s[1,0] and CSNS ratio s bits).

In case the current recopy is active, the CSNS output delivers current only during ON time of the output switch without overshoot. The maximum current is 2mA typical. The typical value of external CSNS resistor connected to the ground is $4.7 \mbox{k}\Omega.$

The current recopy is not active in Fail-safe mode.

Temperature Prewarning Detection

In Normal mode, the 35XS3400 provides a temperature prewarning reported via SPI in case of the temperature of the GND flag is higher than $T_{\rm OTWAR}$. This diagnosis (OTW bit set to [1]) is latched in the SPI DIAGR0 register. To delatch, a read SPI command is needed.

ACTIVE CLAMP ON VPWR

The device provides an active gate clamp circuit in order to limit the maximum transient VPWR voltage at VPWR_(CLAMP). In case of overload on an output the corresponding output is turned off which leads to high-voltage at VPWR with an inductive VPWR line. When VPWR voltage exceeds VPWR_(CLAMP) threshold, the turn-off on the corresponding output is deactivated and all HS[0:3] outputs are switched ON automatically to demagnetize the inductive Battery line.

REVERSE BATTERY ON VPWR

The output survives the application of reverse voltage as low as -18V. Under these conditions, the ON resistance of the output is 2 times higher than typical ohmic value in forward

mode. No additional passive components are required except on V_{DD} current path.

GROUND DISCONNECT PROTECTION

In the event the 35XS3400 ground is disconnected from load ground, the device protects itself and safely turns OFF the output regardless of the state of the output at the time of disconnection (maximum VPWR=16V). A $10k\Omega$ resistor needs to be added between the MCU and each digital input pin in order to ensure that the device turns off in case of ground disconnect and to prevent this pin from exceeding maximum ratings.

LOSS OF SUPPLY LINES

Loss of VDD

If the external V_{DD} supply is disconnected (or not within specification: $V_{DD} < V_{DD(FAIL)}$) with VDD_FAIL_en bit is set to logic [1]), all SPI register content is reset.

The outputs can still be driven by the direct inputs IN[0:3] if V_{PWR} is within specified voltage range. The 35XS3400 uses the battery input to power the output MOSFET-related current sense circuitry and any other internal logic providing Fail-safe device operation with no V_{DD} supplied. In this state, the over-temperature, over-current, severe short-circuit, short to VPWR and OFF open-load circuitry are fully operational with default values corresponding to all SPI bits are set to logic [0]. No current is conducted from VPWR to V_{DD}

Loss of VPWR

If the external VPWR supply is disconnected (or not within specification), the SPI configuration, reporting, and daisy chain features are provided for RST is set to logic [1] under V_{DD} in nominal conditions. This fault condition can be diagnosed with a UV fault in the SPI STATS_s registers. The SPI pull-up and pull-down current sources are not operational. The previous device configuration is maintained. No current is conducted from VDD to VPWR.

Loss of VPWR and VDD

If the external VPWR and VDD supplies are disconnected (or not within specification: (VDD and VPWR) < $V_{SUPPLY(POR)}$), all SPI register contents are reset with default values corresponding to all SPI bits are set to logic [0] and all latched faults are also reset.

EMC PERFORMANCES

All following tests are performed on Freescale evaluation board in accordance with the typical application schematic.

The device is protected in case of positive and negative transients on the VPWR line (per ISO 7637-2).

The 35XS3400 successfully meets the Class 5 of the CISPR25 emission standard and 200V/m or BCI 200mA injection level for immunity tests.

LOGIC COMMANDS AND REGISTERS

SERIAL INPUT COMMUNICATION

SPI communication is accomplished using 16-bit messages. A message is transmitted by the MCU starting with the MSB D15 and ending with the LSB, D0 (**Table 9**). Each incoming command message on the SI pin can be interpreted using the following bit assignments: the MSB, D15, is the watchdog bit (WDIN). In some cases, output selection is done with bits D14:D13. The next three bits, D12:D10, are used to select the command register. The

remaining nine bits, D8:D0, are used to configure and control the outputs and their protection features.

Multiple messages can be transmitted in succession to accommodate those applications where daisy-chaining is desirable, or to confirm transmitted data, as long as the messages are all multiples of 16 bits. Any attempt made to latch in a message that is not 16 bits will be ignored.

The 35XS3400 has defined registers, which are used to configure the device and to control the state of the outputs. **Table 10** summarizes the SI registers.

Table 9. SI Message Bit Assignment

Bit Sig	SI Msg Bit	Message Bit Description		
MSB	D15	Watchdog in: toggled to satisfy watchdog requirements.		
	D14:D13	Register address bits used in some cases for output selection (<u>Table 12</u>).		
	D12:D10	Register address bits.		
	D9	Not used (set to logic [0]).		
LSB	D8:D0	Used to configure the inputs, outputs, and the device protection features and SO status content.		

Table 10. Serial Input Address and Configuration Bit Map

SI		SI Data														
Register	D15	D1 4	D1 3	D1 2	D1 1	D1 0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
STATR_s	WDI N	Х	Х	0	0	0	0	0	0	0	0	SOA4	SOA3	SOA2	SOA1	SOA0
PWMR_s	WDI N	A ₁	A ₀	0	0	1	0	0	ON_s	PWM6_s	PWM5_s	PWM4_s	PWM3_s	PWM2_s	PWM1_s	PWM0_s
CONFR0_s	WDI N	A ₁	A ₀	0	1	0	0	0	0	0	DIR_dis_s	SR1_s	SR0_s	DELAY2_s	DELAY1_s	DELAY0_s
CONFR1_s	WDI N	A ₁	A ₀	0	1	1	0	0	0	Retry_ unlimited_s	Retry_dis_s	OS_dis_s	OLON_dis_s	OLOFF_dis_ s	OLLED_en _s	CSNS_ratio
OCR_s	WDI N	A ₁	A ₀	1	0	0	0	0	BC1_s	BC0_s	OC1_s	OC0_s	OCHI_s	OCLO1_s	OCLCO0_s	OC_mode_ s
GCR	WDI N	0	0	1	0	1	0	VDD_F AIL_en	PWM_en	CLOCK_sel	TEMP_en	CSNS_en	CSNS1	CSNS0	Х	OV_dis
CALR	WDI N	0	0	1	1	1	0	1	0	0	0	1	1	0	1	1
Register state after RST=0 or V _{DD(FAIL)} or V _{SUPPLY(PO R)} condition	0	0	0	х	X	X	0	0	0	0	0	0	0	0	0	0

x=Don't care.

s=Output selection with the bits A_1A_0 as defined in <u>Table 11</u>.

DEVICE REGISTER ADDRESSING

The following section describes the possible register addresses (D[14:10]) and their impact on device operation.

ADDRESS XX000—STATUS REGISTER (STATR_S)

The STATR register is used to read the device status and the various configuration register contents without disrupting the device operation or the register contents. The register bits D[4:0] determine the content of the first sixteen bits of SO data. In addition to the device status, this feature provides the ability to read the content of the PWMR_s, CONFR0_s, CONFR1_s, OCR_s, GCR and CALR registers (Refer to the section entitled Serial Output Communication (Device Status Return Data) on page 31.

ADDRESS A₁A₀001—OUTPUT PWM CONTROL REGISTER (PWMR S)

The PWMR_s register allows the MCU to control the state of corresponding output through the SPI. Each output "s" is independently selected for configuration based on the state of the D14:D13 bits (**Table 11**).

Table 11. Output Selection

A ₁ (D14)	A ₀ (D13)	HS Selection
0	0	HS0 (default)
0	1	HS1
1	0	HS2
1	1	HS3

Bit D7 sets the output state. A logic [1] enables the corresponding output switch and a logic [0] turns it OFF (if IN input is also pulled down). Bits D6:D0 set the output PWM duty-cycle to one of 128 levels for PWM_en is set to logic [1], as shown **Table 6**, page 22.

ADDRESS A₁A₀010—OUTPUT CONFIGURATION REGISTER (CONFR0_S)

The CONFR0_s register allows the MCU to configure corresponding output switching through the SPI. Each output "s" is independently selected for configuration based on the state of the D14:D13 bits (<u>Table 11</u>).

For the selected output, a logic [0] on bit D5 (DIR_DIS_s) will enable the output for direct control. A logic [1] on bit D5 will disable the output from direct control (in this case, the output is only controlled by On bit).

D4:D3 bits (SR1_s and SR0_s) are used to select the high or medium or low speed slew rate for the selected output, the

default value [00] corresponds to the medium speed slew rate (**Table 12**).

Table 12. Slew Rate Speed Selection

SR1_s (D4)	SR0_s (D3)	Slew Rate Speed
0	0	medium (default)
0	1	low
1	0	high
1	1	Not used

Incoming message bits D2:D0 reflect the desired output that will be delayed of predefined PWM clock rising edges number, as shown **Table 7**, page <u>22</u> (only available for PWM_en bit is set to logic [1]).

ADDRESS A₁A₀011—OUTPUT CONFIGURATION REGISTER (CONFR1 S)

The CONFR1_s register allows the MCU to configure corresponding output fault management through the SPI. Each output "s" is independently selected for configuration based on the state of the D14:D13 bits (Table 11).

A logic [1] on bit D6 (RETRY_unlimited_s) disables the autoretry counter for the selected output, the default value [0] corresponds to enable auto-retry feature without time limitation.

A logic [1] on bit D5 (RETRY_dis_s) disables the autoretry for the selected output, the default value [0] corresponds to enable this feature.

A logic [1] on bit D4 (OS_dis_s) disables the output hard shorted to VPWR protection for the selected output, the default value [0] corresponds to enable this feature.

A logic [1] on bit D3 (OLON_dis_s) disables the ON output open-load detection for the selected output, the default value [0] corresponds to enable this feature (Table 13).

A logic [1] on bit D2 (OLOFF_dis_s) disables the OFF output open-load detection for the selected output, the default value [0] corresponds to enable this feature.

A logic [1] on bit D1 (OLLED_en_s) enables the ON output open-load detection for LEDs for the selected output, the default value [0] corresponds to ON output open-load detection is set for bulbs (Table 13).

Table 13. ON Open-load Selection

OLON_dis_s (D3)	OLLED_en_s (D1)	ON OpenLoad detection
0	0	enable with bulb threshold (default)
0	1	enable with LED threshold
1	Х	disable

A logic [1] on bit D0 (CSNS_ratio_s) selects the high ratio on the CSNS pin for the corresponding output. The default value [0] is the low ratio (Table 14).

Table 14. Current Sense Ratio Selection

CSNS_high_s (D0)	Current Sense Ratio
0	CRS0 (default)
1	CRS1

ADDRESS A₁A₀100—OUTPUT OVER-CURRENT REGISTER (OCR)

The OCR_s register allows the MCU to configure corresponding output over-current protection through the SPI. Each output "s" is independently selected for configuration based on the state of the D14:D13 bits (Table 11).

D[7:6] bits allow to MCU to programmable bulb cooling curve and D[5:4] bits inrush curve for selected output, as shown <u>Table 15</u> and <u>Table 16</u>.

Table 15. Cooling and Inrush Curve Selection

BC1_s (D7)	BC0_s (D6)	Profile Curves Speed
0	0	medium (default)
0	1	slow
1	0	fast
1	1	medium

Table 16. Inrush Curve Selection

OC1_s (D5)	OC0_s (D4)	Profile Curves Speed
0	0	slow (default)
0	1	fast
1	0	medium
1	1	very slow

A logic [1] on bit D3 (OCHI_s bit) the OCHI1 level is replaced by OCHI2 during t_{OCI} , as shown Figure 13.




Figure 13. Over-current profile with OCHI bit set to '1'

The wire harness is protected by one of four possible current levels in steady state, as defined in **Table 17**.

Table 17. Output Steady State Selection

OCLO1 (D2)	OCLO0 (D1)	Steady State Current
0 0		OCLO2 (default)
0	1	OCLO3
1	0	OCLO4
1 1		OCLO1

Bit D0 (OC_mode_sel) allows to select the over-current mode, as described **Table 18**.

Table 18. Over-current Mode Selection

OC_mode_s (D0)	Over-current Mode
0	only inrush current management (default)
1	inrush current and bulb cooling management

ADDRESS 00101—GLOBAL CONFIGURATION REGISTER (GCR)

Bit D8 allows the MCU to enable or disable the V_{DD} failure detector. A logic [1] on VDD_FAIL_en bit allows transitioning to Fail-safe mode for V_{DD} < $V_{DD(FAIL)}$.

Bit D7 allows the MCU to enable or disable the PWM module. A logic [1] on PWM_en bit allows control of the outputs HS[0:3] with PWMR register (the direct input states are ignored).

Bit D6 (CLOCK_sel) allows to select the clock used as reference by PWM module, as described in the following **Table 19**.

Table 19. PWM Module Selection

PWM_en (D7)	CLOCK_sel (D6)	PWM module
0	Х	PWM module disabled (default)
1	0	PWM module enabled with external clock from IN0
1	1	PWM module enabled with internal calibrated clock

Bits D5:D4 allow the MCU to select one of two analog feedback on CSNS output pin, as shown in **Table 20**.

Table 20. CSNS Reporting Selection

TEMP_en (D5)	CSNS_en (D4)	CSNS reporting
0	0	CSNS tri-stated (default)
Х	1	current recopy of selected output (D3:2] bits)
1	0	temperature on GND flag

Table 21. Output Current Recopy Selection

CSNS1 (D3)	CSNS0 (D2)	CSNS reporting
0 0		HS0 (default)
0	1	HS1
1	0	HS2
1	1	HS3

The GCR register disables the over-voltage protection (D0). When this bits is [0], the over-voltage is enabled (default value).

ADDRESS 00111—CALIBRATION REGISTER (CALR)

The CALR register allows the MCU to calibrate internal clock, as explained in <u>Figure 12</u>.

SERIAL OUTPUT COMMUNICATION (DEVICE STATUS RETURN DATA)

When the $\overline{\text{CS}}$ pin is pulled low, the output register is loaded. Meanwhile, the data is clocked out MSB- (OD15-) first as the new message data is clocked into the SI pin. The first sixteen bits of data clocking out of the SO, and following

a $\overline{\text{CS}}$ transition, is dependent upon the previously written SPI word.

Any bits clocked out of the Serial Output (SO) pin after the first 16 bits will be representative of the initial message bits clocked into the SI pin since the $\overline{\text{CS}}$ pin first transitioned to a logic [0]. This feature is useful for daisy-chaining devices as well as message verification.

A valid message length is determined following a $\overline{\text{CS}}$ transition of [0] to [1]. If there is a valid message length, the data is latched into the appropriate registers. A valid message length is a multiple of 16 bits. At this time, the SO pin is tri-stated and the fault status register is now able to accept new fault status information.

SO data will represent information ranging from fault status to register contents, user selected by writing to the STATR bits OD4, OD3, OD2, OD1, and OD0. The value of the previous bits SOA4 and SOA3 will determine which output the SO information applies to for the registers which are output specific; viz., Fault, PWMR, CONFR0, CONFR1 and OCR registers.

Note that the SO data will continue to reflect the information for each output (depending on the previous SOA4, SOA3 state) that was selected during the most recent STATR write until changed with an updated STATR write.

The output status register correctly reflects the status of the STATR-selected register data at the time that the $\overline{\text{CS}}$ is pulled to a logic [0] during SPI communication, and/or for the period of time since the last valid SPI communication, with the following exception:

- The previous SPI communication was determined to be invalid. In this case, the status will be reported as though the invalid SPI communication never occurred.
- •The VPWR voltage is below 4.0V, the status must be ignored by the MCU.

SERIAL OUTPUT BIT ASSIGNMENT

The 16 bits of serial output data depend on the previous serial input message, as explained in the following paragraphs. **Table 22**, summarizes SO returned data for bits OD15:OD0.

- Bit OD15 is the MSB; it reflects the state of the Watchdog bit from the previously clocked-in message.
- Bits OD14:OD10 reflect the state of the bits SOA4:SOA0 from the previously clocked in message.
- Bit OD9 is set to logic [1] in Normal mode (NM).
- The contents of bits OD8:OD0 depend on bits D4:D0 from the most recent STATR command SOA4:SOA0 as explained in the paragraphs following Table 22.

Table 22. Serial Output Bit Map Description

	Previous STATR													SO R	eturned	Data					
	S O A4	S O A3	S O A2	S O A1	S O A0	OD 15	OD 14	OD 13	OD 12	OD 11	OD 10	OD 9	OD8	OD7	OD6	OD5	OD4	OD3	OD2	OD1	OD0
STATR _s	A ₁	A ₀	0	0	0	WDI N	SOA 4	SOA 3	SOA 2	SOA 1	SOA 0	NM	POR	UV	ov	OLON_ s	OLOFF _s	OS_s	OT_s	SC_s	OC_s
PWMR_ s	A ₁	A ₀	0	0	1	WDI N	SOA 4	SOA 3	SOA 2	SOA 1	SOA 0	NM	0	ON_s	PWM6_ s	PWM5_ s	PWM4_ s	PWM3_s	PWM2_s	PWM1_s	PWM0_s
CONFR 0_s	A ₁	A ₀	0	1	0	WDI N	SOA 4	SOA 3	SOA 2	SOA 1	SOA 0	NM	Х	Х	×	DIR_dis _s	SR1_s	SR0_s	DELAY2_s	DELAY1_s	DELAY0_s
CONFR 1_s	A ₁	A ₀	0	1	1	WDI N	SOA 4	SOA 3	SOA 2	SOA 1	SOA 0	NM	Х	х	Retry_ unlimite d_s	Retry_d is_s	OS_dis _s	OLON_dis_s	OLOFF_dis_s	OLLED_en _s	CSNS_rati o_s
OCR_s	A ₁	A ₀	1	0	0	WDI N	SOA 4	SOA 3	SOA 2	SOA 1	SOA 0	NM	Х	BC1_	BC0_s	OC1_s	OC0_s	OCHI_s	OCLO1_s	OCLO0_s	OC_mode _s
GCR	0	0	1	0	1	WDI N	SOA 4	SOA 3	SOA 2	SOA 1	SOA 0	NM	VDD_ FAIL_ en	PWM _en	CLOCK _sel	TEMP_ en	CSNS_ en	CSNS1	CSNS0	Х	OV_dis
DIAGR0	0	0	1	1	1	WDI N	SOA 4	SOA 3	SOA 2	SOA 1	SOA 0	NM	Х	Х	х	х	х	Х	CLOCK_fail	CAL_fail	OTW
DIAGR1	0	1	1	1	1	WDI N	SOA 4	SOA 3	SOA 2	SOA 1	SOA 0	NM	Х	Х	х	х	IN3	IN2	IN1	IN0	WD_en
DIAGR2	1	0	1	1	1	WDI N	SOA 4	SOA 3	SOA 2	SOA 1	SOA 0	NM	Х	Х	Х	х	х	х	1	0	0
Registe r state after RST=0 or V _{DD(FAI L)} or V _{SUPPL} Y(POR) conditi on	N/ A	N/ A	N/A	N/ A	N/ A	0	0	0	0	0	0	0	x	0	0	0	0	0	0	0	0

s=Output selection with the bits A₁A₀ as defined in Table 11

PREVIOUS ADDRESS SOA4:SOA0= A_1A_0000 (STATR_S)

The returned data OD8 reports logic [1] in case of previous Power ON Reset condition ($V_{SUPPLY(POR)}$). This bit is only reset by a read operation.

Bits OD7:OD0 reflect the current state of the Fault register (FLTR) corresponding to the output previously selected with the bits SOA4:SOA3 = A_1A_0 (Table 22).

- · OC_s: over-current fault detection for a selected output,
- SC_s: severe short-circuit fault detection for a selected output,

- OS_s: output shorted to VPWR fault detection for a selected output,
- OLOFF_s: openload in OFF state fault detection for a selected output,
- OLON_s: openload in ON state fault detection (depending on current level threshold: bulb or LED) for a selected output,
- · OV: over-voltage fault detection,
- · UV: under-voltage fault detection
- · POR: power on reset detection.

The FS pin reports all faults. For latched faults, this pin is reset by a new Switch OFF command (toggling fault_control signal).

PREVIOUS ADDRESS SOA4:SOA0=A₁A₀001 (PWMR_S)

The returned data contains the programmed values in the PWMR register for the output selected with A_1A_0 .

PREVIOUS ADDRESS SOA4:SOA0=A₁A₀010 (CONFR0_S)

The returned data contains the programmed values in the CONFR0 register for the output selected with A_1A_0 .

PREVIOUS ADDRESS SOA4:SOA0=A₁A₀011 (CONFR1_S)

The returned data contains the programmed values in the CONFR1 register for the output selected with A_1A_0 .

PREVIOUS ADDRESS SOA4:SOA0=A₁A₀100 (OCR S)

The returned data contains the programmed values in the OCR register for the output selected with A_1A_0 .

PREVIOUS ADDRESS SOA4:SOA0=00101 (GCR)

The returned data contains the programmed values in the GCR register.

PREVIOUS ADDRESS SOA4:SOA0=00111 (DIAGR0)

The returned data OD2 reports logic [1] in case of PWM clock on IN0 pin is out of specified frequency range.

The returned data OD1 reports logic [1] in case of calibration failure.

The returned data OD0 reports logic [1] in case of over-temperature prewarning (temperature of GND flag is above T_{OTWAR}).

PREVIOUS ADDRESS SOA4:SOA0=01111 (DIAGR1)

The returned data OD4: OD1 report in real time the state of the direct input IN[3:0].

The OD0 indicates if the watchdog is enabled (set to logic [1]) or not (set to logic [0]). OD4:OD1 report the output state in case of Fail-safe state due to watchdog time-out as explained in the following **Table 23**.

Table 23. Watchdog activation report

WD_en (OD0)	
0	disabled
1	enabled

PREVIOUS ADDRESS SOA4: SOA0=10111 (DIAGR2)

The returned data is the product ID. Bits OD2:OD0 are set to 100 for Protected Quad $35m\Omega$ High Side Switches.

DEFAULT DEVICE CONFIGURATION

The default device configuration is explained below:


- HS output is commanded by corresponding IN input or On bit through SPI. The medium slew-rate is used,
- HS output is fully protected by the severe short-circuit protection, the under-voltage, and the over-temperature protection. The auto-retry feature is enabled,
- Open-load in ON and OFF state and HS shorted to VPWR detections are available,
- No current recopy and no analog temperature feedback active.
- · Over-voltage protection is enabled,
- · SO reporting fault status from HS0,
- VDD failure detection is disabled.


TYPICAL APPLICATIONS

The following figure shows a typical automotive lighting application (only one vehicle corner) using an external PWM clock from the main MCU. A redundancy circuitry has been

implemented to substitute light control (from MCU to watchdog) in case of a Fail-safe condition.

It is recommended to locate a 22nF decoupling capacitor to the module connector.





PACKAGING

SOLDERING INFORMATION

The 35XS3400 is packaged in a surface mount power package intended to be soldered directly on the printed circuit board.


The 35XS3400 was qualified in accordance with JEDEC standards J-STD-020C Sn-Pb reflow profile. The maximum

peak temperature during the soldering process should not exceed 245 for 10 seconds maximum duration.

The AN2469 provides guidelines for Printed Circuit Board design and assembly.


PACKAGE DIMENSIONS

For the most current package revision, visit $\underline{\mathbf{www.freescale.com}}$ and perform a keyword search using the 98ARL10596D listed below.




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: POWER QUAD FLA	T	DOCUMENT NO: 98ARL10596D REV: D		REV: D
NON-LEADED PACKAGE (F				14 FEB 2008
24 TERMINAL, 0.9 PITCH(1	2X12X2.1)	STANDARD: NO	N-JEDEC	

PNA SUFFIX 24-PIN PQFN NONLEADED PACKAGE 98ARL10596D ISSUE D



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: POWER QUAD FLA	T	DOCUMENT NO: 98ARL10596D REV: D		REV: D
NON-LEADED PACKAGE (14 FEB 2008
24 TERMINAL, 0.9 PITCH(1	2X12X2.1)	STANDARD: NO	N-JEDEC	

PNA SUFFIX 24-PIN PQFN NONLEADED PACKAGE 98ARL10596D ISSUE D



DETAIL H

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: POWER QUAD FLA	T	DOCUMENT NO: 98ARL10596D		REV: D
NON-LEADED PACKAGE (F	,		R: 1593–04	14 FEB 2008
24 TERMINAL, 0.9 PITCH(1	2X12X2.1)	STANDARD: NO	DN-JEDEC	

PNA SUFFIX 24-PIN PQFN NONLEADED PACKAGE 98ARL10596D ISSUE D

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF-PQFP-N.
- 4. COPLANARITY APPLIES TO LEADS AND CORNER LEADS.
- 5. MINIMUM METAL GAP IS GUARANTEED TO BE 0.25MM.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: POWER QUAD FLA	Τ	DOCUMENT NO): 98ARL10596D	REV: D
NON-LEADED PACKAGE (F	,		2: 1593–04	14 FEB 2008
24 TERMINAL, 0.9 PITCH(1	2X12X2.1)	STANDARD: NO	N-JEDEC	

PNA SUFFIX 24-PIN PQFN NONLEADED PACKAGE 98ARL10596D ISSUE D

ADDITIONAL DOCUMENTATION

THERMAL ADDENDUM (REV 1.0)

Introduction

This thermal addendum is provided as a supplement to the 35XS3400 technical data sheet. The addendum provides thermal performance information that may be critical in the design and development of system applications. All electrical, application and packaging information is provided in the data sheet.

Package and Thermal Considerations

This 35XS3400 is a dual die package. There are two heat sources in the package independently heating with P₁ and P₂. This results in two junction temperatures, T_{J1} and T_{J2} , and a thermal resistance matrix with $R_{\theta JAmn}$.

For m, n = 1, $R_{\theta JA11}$ is the thermal resistance from Junction 1 to the reference temperature while only heat source 1 is heating with P₁.

For m = 1, n = 2, $R_{\theta JA12}$ is the thermal resistance from Junction 1 to the reference temperature while heat source 2 is heating with P2. This applies to $R_{\theta,121}$ and $R_{\theta,122}$, respectively.

The stated values are solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment. Stated values were obtained by measurement and simulation according to the standards listed below.

Standards

Table 24. Thermal Performance Comparison

Thermal	1 = Power Chip, 2 = Logic Chip [°C/W]						
Resistance	m = 1, n = 1	m = 1, n = 2 m = 2, n = 1	m = 2, n = 2				
R _{θJAmn} (1)(2)	27.35	18.40	35.25				
$R_{\theta JBmn}^{(2)(3)}$	14.53	6.64	23.69				
R ₀ JAmn (1)(4)	47.63	37.21	53.61				
R ₀ JCmn (5)	1.48	0.00	0.95				

Notes:

- 1. Per JEDEC JESD51-2 at natural convection, still air condition.
- 2s2p thermal test board per JEDEC JESD51-7and JESD51-5.
- 3. Per JEDEC JESD51-8, with the board temperature on the center trace near the power outputs.
- Single layer thermal test board per JEDEC JESD51-3 and JESD51-5.
- Thermal resistance between the die junction and the exposed pad, "infinite" heat sink attached to exposed pad.

35XS3400PNA

24-PIN PQFN



PNA SUFFIX (PB-FREE) 98ARL10596D 24-PIN PQFN (12 x 12)

Note For package dimensions, refer to the 35XS3400 data sheet.




Figure 14. Detail of Copper Traces Under Device with **Thermal Vias**




Figure 15. 1s JEDEC Thermal Test Board Layout




Figure 16. 2s2p JEDEC Thermal Test Board (Red - Top Layer, Yellow - Two Buried Layers)

NC

HS0

SCLK
SCLK
CES
CES
REST
WARKE
FIS
IN3
IN2
NC
NC
CSNS
CSNS Transparent Top View SO 16 24 FSI GND 17 23 GND 14 GND HS3 22 HS2 18 15 VPWR MC35XS3400 Pin Connections 24 Pin PQFN (12 x 12) 0.9mm Pitch 12.0mm x 12.0mm Body 19 20 21

Figure 17. Pin Connections

HS1

Device on Thermal Test Board

Material: Single layer printed circuit board

FR4, 1.6 mm thickness

Cu traces, 0.07mm thickness

Cu buried traces thickness 0.035mm

Outline: 76.2mm x 114.3mm board area,

including edge connector for thermal testing, 74mm x 74mm buried layers

area

Area A: Cu heat-spreading areas on board

surface

Ambient Conditions: Natural convection, still air

Table 25. Thermal Resistance Performance

Thermal Resistance	Area A (mm²)	1 = Power Chip, 2 = Logic Chip (°C/W)		
		m = 1, n = 1	m = 1, n = 2 m = 2, n = 1	m = 2, n = 2
R _{θJAmn}	0	47.63	37.21	53.61
	150	42.82	33.14	51.06
	300	41.23	31.84	50.36
	450	40.07	30.90	49.26
	600	39.24	30.14	48.57

 $R_{\theta JA}$ is the thermal resistance between die junction and ambient air.

This device is a dual die package. Index m indicates the die that is heated. Index n refers to the number of the die where the junction temperature is sensed.




Figure 18. Steady State Thermal Resistance in Dependence on Heat Spreading Area;
1s JEDEC Thermal Test Board with Spreading Areas




Figure 19. Transient Thermal 1W Step Response; Device on 1s JEDEC Standard Thermal Test Board with Heat Spreading Areas 600 Sq. mm




Figure 20. Transient Thermal 1W Step Response; Device on 2s2p JEDEC Standard Thermal Test Board

REVISION HISTORY

REVISION	DATE	DESCRIPTION OF CHANGES
4.0	9/2008	Initial release
5.0	10/2008	 Changed Maximum rating for <i>Output Source-to-Drain ON Resistance</i> in Static Electrical Characteristics Table on page 7. Added explanation for recovering to Sleep Mode on page 22.

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2008. All rights reserved.

